This paper introduces Lazy Transitions Sxstems (LzTSs). The notion of laziness explicitly distinguishes between the enabling and the firing of an event in a transition system.
Introduction
In the recent years, there has been significant progress in developing methods and tools for asynchronous circuit synthesis [19, 1.5, 17, 23, SI. The two chief directions in this work have been following the two, traditionally competing, synthesis approaches, one based on the Huffman's state machine model [20] , the other deriving from Muller's concept of a speed-independent circuit [I 31. The former, also known as fundamental mode circuit design, makes strong assumptions about the delay of the environment compared to that of the circuit. It requires that the environment be slow enough in applying the new input values so as to allow the circuit to stabilize after responding to the previous input. The most well-known method associated with this approach is the one called Burst-Mode (BM) circuit design, developed in [17, 24] . The second approach, on the contrary, makes no assumptions about the delays in the environment, permitting it to switch some of the inputs in response to changes in some of the circuit's outputs, without waiting for their complete stabilization. This way of action is often called input-output (IO) mode. To define the behavior of the circuit and the environment interacting in the 10 mode, one normally uses an event-based description rather than a state-oriented one like in the BM approach. The recently *This work has been funded by ESPRIT ACID-WG Nr. 214949,CICYT TIC95-0419, EPSRC grants GRL2.4038 and CWK70175, Spain-UK Acciones Inregradas Programme 1098199, and MURST (project "VLSI Architectures") Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ICCAD98, San Jose, CA, USA 0 1998 ACM 1-58113-008-2/98/0011..$5.00 developed design methods and software based on Signal Transition Graphs (STGs) [9, 51 exemplify this approach, and produce speed-independent circuits, whose behavior is invariant to delays in gates but may be sensitive to wire delays.
Although the second approach looks more flexible on the surface than the BM one, and promises higher performance and modularity, in reality it does not always come as efficient as expected, both in speed and area concems. This is especially true with the advent of deep-submicron technologies, which radically change the ratio between gate and wire delays. While being conservative to the former it is overly optimistic to the latter. Even though the notion of (extended) isochronic forks [lo, 21 J can help in guiding the technology mapping of speed-independent circuits towards safer solutions, it does not resolve the fundamental problem of time dependence for wires. On the other hand, in order to guarantee correct action regardless of the delays of both circuit gates and the environment, the synthesis process often caters for potential concurrency which will not exist in reality. This often results in excessively redundant implementations, which lose to their possible BM counterparts both in speed and area.
In order to battle the problems characteristic to both of the above mentioned "extremes" a method, called timed circuits, has been developed in [ 16, 151 . The main idea of this method is to retain the flexibility of an event-based10 approach but make the circuit's implementation more realistic and therefore more efficient. The awareness of time, required for asynchronous controllers to be on a par with synchronous ones in speed [6] , is achieved by associating explicit timing information with the actions performed by the environment and by the circuit, and utilizing it throughout the design procedure to optimize the final logic. The major effect of timing assumptions applied to circuit design is following. Such constraints can reduce the state space effectively reachable by the circuit. Hence, firstly, they can 'eliminate' some undesirable states, e.g. where input events might disable some output signal transitions, or 'resolve' state coding problems, e.g. the presence of semantically different states with identical codes. Secondly, they can help optimize logic by exploiting the additional "don't care" space. Thirdly, the timing information may assist in allowing some, relatively slow, actions to be started earlier than they would normally be allowed in the speed-independent case; their actual firing with respect to other events will remain unchanged. Finally, such timing information can be made global enough to cover the BM designs; indeed, it can be shown (cf. Section 4) that a BM design is just a special case of a timed circuit with simulfuneity constraints, wherein all outputs are assumed to change at once before any new input transition arrives. While work of Myers et al. 116 , 151 appears to be exploiting the first two of the above-mentioned factors, it has not been able to provide an adequate formal support for the latter two issues.
In the notion of laziness that explicitly distinguishes between the enabling and the firing of an event in a transition system. This allows us not only exploit delays in reducing concurrency to simplify designs on the basis of a priori timing conditions but also to increase concurrency using the (backward) expansion of the set of enabling states. In the latter case, we also expect the designer to be able to trade off between speed and area increase.
The paper presents necessary conditions (Section 4) to synthesize circuits with a correct behavior under given timing assumptions and develops an algorithm (Section 5 ) , implemented within the synthesis tool p e t r i f y . The preliminary experiments (Section 6) show significant area and performance improvements due to exploiting the extra "don't care" space implicitly provided by the laziness of the events.
Basic notions
In this section we present basic definitions that will be used in the paper. For brevity, we assume the reader to be familiar with Petri nets, a formalism used to specify concurrent systems. We refer to 1141 for a general tutorial on Petri nets.
State Graphs
A State Graph (SG) is a labeled directed graph whose nodes are called states. Each arc of an SG is labeled with an event, that is a rising (a+) or falling (a-) transition of a signal a in the specified circuit. We also allow the notation a* if we are not specific about the direction of the signal transition. The set of signals of an SG is called X = I U 0, where I and 0 denote the set of input and output signals respectively. The behavior of the input signals is determined by the environment whereas the behavior of the output signals must be implemented by the circuit. We write s 4 (s 4 s') if there is an arc from state s (to state s') labeled with a.
A labeling function w : S + (0, l}" assigns a vector of signal values to each state (n = 12Yl). We will call u,(s) the value of signal a in state s. An SG is consistent if:
Signal Transition Graph
A Signal Transition Graph (STG) is a Petri net in which transitions are labeled with the same type of events we have defined for SGs, i.e. rising and falling signal transitions [9] .
An STG has an associated SG in which,each reachable marking corresponds to a state and each transition between a pair of markings to an arc labeled with the same event of the transition.
Although STGs with bounded reachability space and SGs have the same descriptive power, STGs can usually express the same behavior more succinctly. In this paper, STGs help to illustrate timing assumptions in a more intuitive way. 
Properties for implelmentability
Further to consistency, the following two properties are necessary for an SG to be implemented by a speed-independent circuit [8] .
The first property is speeii-indeiiendcince. Figure 1 .b, event y+ is persistent in the state 100, since the firing of z+ leads to the state 101 in which y+ is still enabled.
The second property, Complete State (Coding (CSC), is necessary and sufficient for the existence of a lcigic circuit implementation. A consistent SG satisfies the CSC ]property if for every pair of states (s, s') such that U ( $ ) = w(s'), the set of output events enabled in both states is the same.
The SG of Figure 1 .b fulfils all the above properties. The excitation region of an event a'", denoted by ER(a*), is the set of states such that s E ER(a") e, s +. The implementation of an SG as a logic circuit is done through the definition of the next-statt?function for each output signal and binary vector. It is defined as follows:
The next-state function f a is correctly defined when the SG has the CSC property, i.e. when there i!; no pair of states (s, s') such that w(s) = u ( s ' ) and s E ER(++) U QR(a+) and s' E
ER(a-) U QR(a-).
Note that f C z is an incompletely defined function with a don't care (DlC) set corresponding to those binary vectors without any associated state in the SG.
In the SG of Figure 1 .b, ).he DC set 11s empty since all binary vectors have a corresponding state in the SG. As an example, f ( l 0 l ) = 011 since signals 1c and y are enabled in that state. The Kamaugh maps for the next-state fiinctions are depicted in Figure 1 .c.
Logic synthesis
From the next-state functions, a s!peed..independent circuit can be derived by implementing the boolean equation of each output signal as an atomic complex gate [ In general, the boolean equations may be too complex to be implemented as an atomic gate in a specific technology. Methods for logic decomposition and technology mapping that overcome this limitation have been pramposed recently (e.g. [Z, 41). In this paper we do not address the problem of technology mapping. However, the optimization methods we propose can be easily combined with existing methods for logic decomposition that can be targeted to technology mapping into given gate libraries.
~~ 'We believe that the level of research in this area, although being quite significant recently [3, 7, 181 is still insufficient to warrant practicality, especially in providing adequate relatlve timing for realistic circuit designs. 
Monotonic covers
The following definition is related to hazards in the behavior of asynchronous circuits. It will be used later in the paper.
Given two sets of states 51 and 5': of an S G such that ,S': C SI. and a transition s 4 si, we will say that 5'1 is a moiioroii~c cover of SZ iff:
In the SG of Figure 1 .b, the set { 101, 110, 11 l} is a monotonic cover of €R(z-). However, the set (100, 101,111) i s not, since tlie transition I00 3 1 10 violates the conditions for monotonicity.
Motivating example
This section gives an intuitive picture of the optimizations based on timing assumptions. It is illustrated by an implementation of the xyz specification shown in Figure 1 ,a. A staI-ting point for optimizations is given by a speed-independent implementation of xyz STG (see Figure 1 ,d).
Speed-independence gives a rather conservative view on gate delays: they are finite but arbitrary. However, when the gates of a circuit are adjacent on a chip (which IS most likely for the modular style of implementation) one can expect from their delays to be related. This relationship might be expressed by matching the time for a signal propagation through different stages of logic. For example, one can assume that a signal propagates through a single gate faster than through I; gates, where I; is a technology and/or implementation dependent parameter.* Let us assume that in a circuit for the . x y example two gate delays are always greater than a delay of a single gate. LTnder this assumption, cvcn though the transitions y+ and s-arc potentially concurrent in the STG, in an implementation y+ uould always occur b e f o r e x-. This timing assumptioncan be expressedin the STG by a special "timing arc" going from y+ to .T- [22] (denoted in Figure 2 ,a by a dashed line). Timing restricts possible behaviors of implementation, in particular state 001 becomes unreachable because it can be entered only when z-fires earlier than y+. At unreachable states logic functions of output signals can be defined arbitrarily. Therefore use of timing assumptions increases the "don't care" space for circuit gates, which gives extra room for optimization.
Forxyz example, putting 001 in the don't care set ofz simplifies its function from z = z + gz to a buffer z = 2; (see Figure 2 ,c,d).
To get more aggressive optimizations let us consider concurrent transitions z + and y+ closer. These transitions are triggered by the same event z+ and due to the timing assumption In xyz example T -is the only transition that can "hear" z+ or y+. The dashed hyper-arc from z + , y+ to z-in Figure 3 ,a graphically represents the simultaneity of y+ and z + with respect to z-. Formally it means that for an enabling of 2-we can choose any of the following conditions: 1 ) z+ 2) y+ 3) z + V y+. This gives a set of states in which z-can be potentially enabled, i.e. the so-called potentially enabling region of x-( P E n R ( z -) ) which is shadowed in Figure 3 ,b.
It is important to note that:
1) Even though z-might be enabled in any state of P E n R ( z -) its firing (due to timing assumptions) can occur only when reaching state 1 1 1. This behavior will be called a lazy one, because after its enabling a signal is not eager to fire immediately but waits until certain states are entered.
2) A potentially enabling region gives an upper bound for the set of states in which a signal might be enabled. For a "real" enabling in an implementaaon we car, choose a subset of the potentially enabling re ion Playing with different sets of "real"
gives ' new opportunities for the opti-.. mizatioij of circuits.. . Maniuulations of signal enablings can be formalized bv additional hon't cares inyhe definiti& of a signal function.' For the enabling of z-in zyz example a subset of P E n R ( x -) = { 101,110.11 l} might be chosen. Transition z-fires at state 11 1 and therefore z-should be enabled in 111. Enabling of x-in the other two states 101 and 110 can be chosen arbitrarily, i.e. these states can be put in the don't care set of a function for z (see Figure 3 ),c. During minimization the function for z (which becomes simply an inversion) is defined to be 0 in state 110 and I in 101, i.e. minimization puts 110 into the set of enabled states of z-, while 101 is put into the set of states in which z is stable. Back-annotating this result to the level of event interaction gives an STG in Figure 3 ,e in which z -is triggered by y+ instead of causal relation z+ -+ x-in the original STG. This change of causal dependencies is valid under the assumption that y+ and z+ are simultaneous with respect to x--.
The timed circuit in Figure 3 ,d is much simpler than the speedindependentone in Figure 1 ,d . Nevertheless if the timing assumption "delay of y+ is less than sum of delays of z+ and z-" is satisfied, then the optimized circuit is a correct implementation for the original specification.
We can now conclude about two potential sources of gain in optimization based on timing assumptions: 1) Unreachability of some states due to timing (timed unreachable states).
2) Simultaneity of transitions which gives freedom in choosing enabling regions for signals (lazy behavior).
In both cases the don't care space for the functions of circuit signals increases which finally leads to simpler implementations.
The idea to use don't cares coming from the timed unreachable states is due to [16, 1.51 and was successfully exploited in the ATACS tool for the design of timed circuits. To our knowledge the observation about the additional don't cares coming from lazy behavior appears for the first time and is the main theoretical contribution of the paper. This concept is developed in more detail in the next section. 
Lazy systems
This section introduces the basics for defining lazy systems which were informally introduced in Section 3. The main distinctive feature of a lazy system is that it considers a non-zero delay between enabling of transition and its firing. Due to this, the set of states in which a transition is enabled might be larger than the set of states in which the transition fires; recall that for speedindependent systems (cf. Section 2) these two sets always coincide since every transition can have an arbitrary delay. The difference between the notions of firing and enabling regions comes from the observation of a non-zero delay in firing a lazy transition. The need to introduce a potentially enabling region together with enabling region simply was illustrated by the optimization loop on the example of timed implementation ofxyz STG. A potentially enabling region gives an upper bound for a set of states in which a transition can be enabled. Thc freedom in choosing the enabling region within the P E n R gives additional possibilities for logic optimization. Note that at the specification level it is sufficient to consider firing and potentially enabling regions.
Lazy State Graphs
It is easy to see the following correspondence between the introduced regions; FR(a*) c EnR(a*) c PEnR(n+).
Examples of potentially enabling and firing regions are illustrated by Figure 3 The correctness propertks of SGs can be easily transferred onto lazy state graphs. An LzSG will be: called consistent, deterministic and commutative if the underlying SG has these properties. For persistency property the distinction between the firing and enabling regions requires to generalize its definition for LzSGs. Persistency capture:s the absence of hazards in an implementation derived by E z X , thereforlc we will foimulate it in terms of enabling regions rather than by PEnRs. 
Definition 4.2 (Lazy transilion, lazy state graph) A transition

Definition 4.3 (Persistency)
A
~2 such that S I E F R ( a * ) and ~2 E EnR(a*) -FR(a*).
The following property rcveals the di:.dinctive features of firing and enabling regions of pers istent transilions.
Property4.1 For a persistent transition a* in LzSG every EnR(a*) and F R ( a * ) caiz he exited only by thejring of a*.
'As wc arc rargercd ar oprimirariun 01 signdl5 lnar are synrhesized by a crrcui~ we will not consider lazy behaviors (if input signals.
The proof is trivial. For F R ( a * ) it follows directly from Condition 2 of Definition 4.3, while for EnR(a*) exiting it by any signal different from a means the disabling of a*, which contradicts the persistency requirement. Property 4.1 bridges up the conditions for hazard-free implementation of an LzSG with the similar ones for implementing an SG. It can be shown that, if the timing assumptions for an initial specification are satisfied, then any LzSG in which transitions of output signals are persistent has a hazard-free implementation with complex gates. The implementation issues for an LzSG will be djscussedin detail in Section 5. Before that, we should formalize timing assumptions and determine what kind of assumptions are really needed.
Timing assumptions
Timing assumptions could be defined in the form telling that one event is happening before or after another. However. this form is ambiguous for cyclic specifications because their transitions can be instantiated many times and different instances may have different ordering. More rigor in defining ordering relations can be achieved at the unfolding level [12], i.e. when an original net is unfolded into an equivalent acyclic description. The theory of timed unfoldings is however restricted to simple structural classes of STGs and the timing analysis algorithms are computationally expensive [3, 71. We will therefore rely on a more conservative approximation of timing assumptions in LzSGs. (this delays a* until b* fires)
EnR(d+)).
Simultaneity constraints. Exploiting simultaneity in transition firings is a key factor in the burst-mode design methodology [17] . Here, the environment is considered to be slow and therefore the skew of delays for output signals is negligible, i.e. output transitions are simulfuneous from the point of view of environment (fundamental mode assumption). The weak point of the fundamental mode is that it must be applied to a circuit as a whole, which essentially relies on even distribution of propagation Uelays within the circuit. To lift this restriction we consider simultaneity assumptions more locally, and hence introduce a local fundunzerztul mode with respect to particular groups of transitions.
The simultaneity assumption is a relative notion, which is defined on a set of transitions T with respect to a reference transition a*.
From the point of view ofa* the skew of firings times oftransitions from T is negligible. Formally this can be defined by the following 2) A potentiall! enabling region for a-is expanded in state 1010 (see Figure 4,d) .
The above imples that optimization based on simultaneity assumptions goes beyond the possibilities given by difference constraints only. 
implementation
The method presented in the previous sections has been implemented in the tool petrify, that can synthesize asynchronous circuits from STG specifications.
The timing assumptions on the behavior of the circuit and the environment are specified by the designer. Two types of assumptions are accepted: e t ( a ) < t ( b ) , indicating that event a will always occur before event b, even they are potentially concurrent according to the original STG. In the example of Figure 3 , the following assumptions have been specified for optimization:
t ( y + ) < t ( x -) and t ( y + ) = t(z+) wrt x-
The following procedure is executed to do logic synthesis of each output signal x: 
Go to step 3
In the worst case, the loop 3-7 will converge towards a configuration with PEnR(z+) = FR(x+), PEnR(z-) = FR(z-), O N ( x ) = F R ( z + )~Q R ( z + ) a n d C ( z ) = O N ( z ) u d f o r s o m e d C DC. Note that the largest timing optimization is achieved when C(z) completely covers PEnR(z+) and does not intersect PEnR(z-).
In practice, most covers C(z) are monotonic after the first boolean minimization and no iteration is required. Only in some rare cases, more than two iterations are executed. P e t r i f y , i n c l u d e s a bocdean minimizer that delivers several covers with similar cost. Among them, a cost function selects those that are monotonic and have the smallest literal count.
In the future we foresee to provide itnore freedom to the designer to seek the best trade-off between area and performance. This can be implemented by enabling the designer to tune some parameters of the cost function.
Experimental results
In this section we report on the experiniental setup, including a discussion on how to derive timing assumptions from knowledge about the environment and information about the circuit implementation, and we show preliminary experimental results.
6.1
The timing-based optimizations described in this paper best fit into a design flow that satisfies three requirements, in order of importance:
1. some information is known about the delay of the environment in which the circuit will operate (or, altematively, large portions of the overall asynchronouscontrol are synthesized and analyzed for timing properties simultaneously), 2. good control is possible over the (delay of gates and wires within the circuit portion on which timing-based optimization is performed.
Design flow and assumption dserivation
3. a good asynchronous timing analy.sis tool is available
The first requirement is necessary in order to apply optimizations in the style of Myers [I 51, as extended in this paper to use don't cares instead of pre-specified values. The second requirement is necessary in order to take maximum advantage from the cap,abilities of lazy timing optimization. Consider, for example, the decision to enable a slow signal early, in order to speed it up. In that case, changing the logic due to the addition of laziness to the SG nnay have the unwanted effect of firing this signal too early. Without transistor sizing or delay padding, there is little hope of closing thle optimization loop in a clean and easy way, since it is very difficult to determine a priori which optimizations are safe ,andprt:serve the timing assumptions on which they are based. On ]:he other hand, with transistor sizing or delay padding one can reistore the co'rrect ordering of transitions and ensure the validity of almost any early enabling due to separation assumptions between outputs.
The third requirement k, unfcirtunately, still far from realizable. Although good progress in ithis direction has been made [ 3 , 11, 18, 11, we are still far from having an automated tool that can handle realistic circuits in a reasonable time in the presence of input non-determinism, Hence for now this step is left to the designer's intuition and ability.
For this paper, we have assumed that
All inputs to the circuit are slower than any single gate inside the circuit. This is generally a realistic assumption even if the "apparent" behavior of those inputs is just that of a buffer or inverter, since this generally "hides" the control of some other asynchronous pipeline stage. that behaves like a simple handshake, but has actually large delays in comparison with those of the gates composing the circuit that is being designed.
No control over gate delays is possible. We actually used a fairly small standard cell library, in order to test our approach in a sort of worst case.
Performance analysis, as well as part of timing analysis, is done by logic simulation. We synthesized both the circuit and the environment, and artificially slow down the environment implementation by delay padding. Moreover, we limited ourselves to circuits without input non-determinism (since non-determinism is not synthesizable with standard speed-independent techniques), or chose one specific operational cycle of circuits with input non-determinism.
The results of simulation were used both to derive internal timing assumptions, for the purpose of early enabling, and in order to check that those assumptions were satisfied after lazy resynthesis. We manually verified that the result of simulation was consistent with the STG specification. This is by no means a suggested design flow choice, but it is just a temporary solution. Table 1 shows the results ofthe application of ourtiming-basedoptimization procedure to a well-known set of asynchronous benchmark circuits. The experiment was organized as follows.
Experimental results
We implemented all the circuits by using basic gates from a small library (1 not, 4 andinandiorinor, 4 and-or-invert, 2 S/R flip-flop and 1 C-element) based on ES2 1 pm tech-
We ran a logic simulation of the circuit twice, once with 1 ns delay on every input signal, and once with 2 ns on every input signal. We identified the duration of a cycle in the simulation, and used it as a measure of circuit performance (in fact the simulation always converged to the critical cycle in two iterations). We used the difference between the two runs in order to isolate the contribution to the critical cycle due to the circuit from that due to the environment. The result of this first speed-independent synthesis run i s presented in columns 2 and 3, by showing area (factored form literals) and critical cycle contribution due to the circuit (in picoseconds; the delay of an inverter is about 200 ps in this technology).
We added separation assumptions stating that input signals are slower than any output or intemal (state) signal, and implemented all the circuits again.
We ran the simulation again, with 1 ns delay on all inputs, checking that the timing assumptions were satisfied. The result of this second limed synthesis and simulation run (again, factoring out the contribution to the period due to the inputs) is presented in columns 4 and 5 , both in absolute terms and as a percentage.
We added further separation assumptions between outputs, based on relative delays of gates in the implementation. The simulation done in the previous step was used in order to derive firing times of intemal and extemal signals, and manual analysis was used in order to determine the exact timed causal relations. We implemented the circuits again. In some case, no improvement could be obtained while still nology, satisfying the assumptions. Othsni :se. the impro'. ?rL-:.: with respect to timed synthesis \$as due both ts ii i q t r don't care space and to early enabling.
We ran the simulation, checking the satisfaction of the assumptions. The result of this third / n q synthesis sts? is presented in columns 6 and 7.
From these preiiminary experiments we can conclude that lazy optimization is a very promising technique for aggressive timing optimization of asynchronous control circuits, because it allows one to effectively achieve the same objective of increasing throughput as pipelining in synchronous circuits, but avoids (or limits) the penalty due to pipeline latches in terms of both area and performance (latency and ultimate throughput limitation due to latch intemal delays).
Moreover, the technique is applicable even without cophisticated transistor sizing techniques, that would make it 2 \ 3 1 moreffective, and without automated timing analysis tools, that \youid make it easier and safer6,
Conclusions
We have proposed Lar! Transition Systems, a theoretical model for timed circuit synthesis. Lvhere the notions of enabling and firing are distinguished for a signal switching event. In this new framework, we have also presented necessary conditions for synthesis of circuits with correct behavior under given timing assumptions.
We can now summarize the main results of this paper by putting our method into the overall taxonomy of issues involved in timed circuit synthesis:
Both types of relative timing assumptions, difference (onesided) and simultaneity (two-sided) constraints, are used.
The objects on which timing information can be defined are either individual transition delays (they are good for locally related events; timing analysis is simple) or firing times (more global; relate sequences of events).
The way timing determines the don't care space is either due to unreachability (they are aimed at area; higher speed is achieved as logic is simpler) or due to laziness, i.e. enabling region expansion (these are targeted for both area and performance).
The method currently solves a "direct" problem: given an STG model with timing assumptions, obtain an optimized circuit (it would be possible to consider the "inverse" one: given an STG model, obtain an optimized circuit with timing constraints).
Timing analysis is at present assumed to be the designer's responsibility (which is cheap and fast, local dependencies, approximate). In the future an automatic tool (still expensive, global dependencies, exact) can be used.
Preliminary experimental results confirm that significant area and speed improvements can be achieved by exploiting the extra don't care space due to the laziness of timed events. This approach helps bridging two critical gaps existing in synthesis of control circuits today. The first gap is between the two main approaches for automated asynchronous controller synthesis, those based on fundamental (global timing constraints) and input-output modes. It also tackles the traditionally unreconcilable gap between asynchronous and synchronous circuit synthesis [6] . Namely, the 61n this experiment we considered only a single delay number for each gate when verifying the timing assumptions by simulation, instead of considering the safer min-max delay intervals allowed by the above mentioned separation analysis techniques. proposed lazy optimization technique is in many ways complementary to the techniques used for synchronous circuits for the same objective (higher throughput). Our approach thus identifies ways in which synthesis of asynchronouscircuits can achieve greater practicality and wider acceptance due to its more active dealing with time information. To this end, we feel urgent need for more research in the area of mechanizing the feedback between timing optimization and timing analysis.
